# METHOD AND APPARATUS FOR DEADLOCK PREVENTION WITH DISTRIBUTED ARBITRATION

#### **Cross Reference To Related Application(s)**

- 2 This application is a continuation of application Serial Number 09/560,910, filed
- 3 April 28, 2000, entitled METHOD AND APPARATUS FOR PREVENTING
- 4 DEADLOCK IN A DISTRIBUTED SHARED MEMORY SYSTEM, which is
- 5 incorporated herein by reference.

#### Technical Field

The invention relates to computer processors and memory systems. More particularly, the invention relates to optimizing coherent memory access operations within multiprocessor computer systems having distributed shared memory architectures.

## **Background**

Multiprocessor, or parallel processing, computer systems rely on a plurality of microprocessors to handle computing tasks in parallel to reduce overall execution time. One common implementation of a multiprocessor system is the "single bus architecture, in which a plurality of processors are interconnected through a single bus. However, because of the limited bandwidth of the single bus also limits the number of processors that can be interconnected thereto, recently networked multiprocessor systems have also been developed, which utilize processors or groups of processors connected to one another across an interconnection fabric, e.g., a network, and communicating via "packets" or messages.

Typically, in a networked multiprocessor system includes a plurality of nodes or clusters interconnected via a network. For example, Fig. 1 shows an exemplary networked multiprocessor system 100, in which a plurality of nodes 102 are interconnected to each other via the interconnection fabric 101, e.g., a network. By way of an example, only two nodes are shown. However, the networked multiprocessor system 100 may have any number of nodes. Moreover, although, in Fig.1, the interconnection fabric 101 is shown to provide interconnections only between the nodes 102, all system entities, including the cells 103, the processors 105 and the memories 104, are interconnected, and communicate, with the rest of the system through the interconnection fabric 101.

Each of the nodes 102 of the networked multiprocessor system 100 may be further divided into a smaller hierarchical units — referred herein as "cells" 103-, which

comprises a plurality of processors 105 and a shared memory 104. Each processor 105 may comprise any processing elements that may share data within the distributed shared memory in the system, e.g., a microprocessor, an I/O device or the like. The grouping into nodes and/or cells of the system entities may be made physically and/or logically.

Each of the shared memory 104 may comprise a portion of the shared memory for the system 100, and may include a memory controller and/or a coherency controller (not shown) to control memory accesses thereto from various processors in the system, and to monitor the status of local copies of the memory stored in caches in various processors in the system using a coherency directory that are maintained in each node or within each cell. As shown in Fig.2, a typical shared memory 104 receives memory request packets through the blocking (BL) queue 204, receives response packets from processors 105 through the processor return (PR) queue 203, and sends memory return packets in response to the memory requests through the MR queue 202. The PL/BL queue 201 is a buffer to hold incoming memory requests, where a BL transaction is a transaction involving a memory access request to the shared memory 104, e.g., a memory read transaction, and where a PR transaction is a transaction involving a response from a processor 105 in response to a coherency check request from a shared memory 104 and/or a write back of a copy of a cache line in its cache back to the memory 104.

One significant problem that exists with many networked computer systems is that of *deadlock*, where nodes may in effect "lock up" due to an inability to pass packets or messages to other nodes. In particular, in some networked computer systems, sending a primary request to another node may result in the receiving or destination node sending out one or more secondary requests, e.g., to notify other nodes having local copies of a memory block that the copies of the memory block in their respective caches must be marked invalid (often referred to as "invalidation" requests). However, if one or more secondary requests cannot be sent by the destination node, the node may block receipt of new requests from other nodes. This may result in two nodes each waiting for responses from the other.

For example, if a shared memory 104 receives a BL transaction, e.g., a memory read request from a processor, the memory 104 may send a MR request, e.g., a coherency check request, to other processor(s) to ensure that no copies of the requested data reside in caches of other processor(s). The shared memory 104 then must wait for processor responses (PR) from the other processor(s) before it can issue a MR transaction that satisfies the memory read request. However, if the MR transaction to other processors

HP 10002825-2 2

could not be issued, e.g., because the MR queue is full at the time, then no other transaction can be received by the shared memory 104, and thus a deadlock occurs.

For optimal performance of the shared memory system, it is crucial that the exchange of packets among the processors and shared memories continuously flow.

Prior attempts to address the deadlock problem includes provision of MR queues which can hold as many memory return transactions as BL transactions in the PR/BL queue may generate. Unfortunately, however, this approach requires a large buffer area. The control logic necessary to control this larger buffer area also becomes very large and complex, and thus is more difficult to design and too slow to operate.

Moreover, because the number of PR transactions and the number of BL transactions that can be processed at any given time are each fixedly arranged and independent with respect to each other, a conventional shared memory system cannot dynamically adapt to process more of BL transactions or more of the PR transactions as the realtime need may require, and is thus inflexible.

Another prior attempt to address the deadlock problem is to provide a special entry type dedicated to handle write-back PR transactions. This approach requires an additional design effort, which is difficult, often "bug prone", and the resulting design is often very inflexible.

Moreover, conventional memory access transaction queues allow only one MR transaction to be added per clock cycle, and thus are inefficient.

Thus, there is a need for more efficient method and device for memory access in a distributed shared memory system, which prevents occurrences of deadlocks, which does not require a large MR queue, and which does not require a design of a special dedicated entries for write back transactions.

There is also a need for more flexible method and device for memory access in a distributed shared memory system that may be dynamically adaptive to the current requirement for processing various memory access transactions.

There is also a need for a distributed queuing mechanism that allows multiple addition of entries in a clock cycle.

#### Summary

In accordance with the principles of the present invention, a method of preventing a deadlock in a distributed shared memory system having a memory access request transaction queue having a plurality of queue slots includes reserving one or more queue slots for exclusive processing of processor return flow control class transactions.

In addition, in accordance with the principles of the present invention, an apparatus for preventing a deadlock in a distributed shared memory system having a memory access request transaction queue having a plurality of queue slots includes a coherency controller configured to reserve one or more queue slots for exclusive processing of processor return flow control class transactions.

# **Description of the Drawings**

Features and advantages of the present invention will become apparent to those skilled in the art from the following description with reference to the drawings, in which:

Figure 1 is a block diagram of the relevant portions of an exemplary conventional networked multiprocessor system;

Figure 2 is a block diagram of the relevant portions of an exemplary conventional memory access transaction queue system;

Figure 3 is a block diagram of the relevant portions of an embodiment of the memory access transaction queue mechanism in a distributed shared memory system in accordance with the principles of the present invention;

Figure 4 is an illustrative flow diagram showing an exemplary embodiment of the memory access transaction queue process in accordance with the principles of the present invention;

Figure 5 is an illustrative logic diagram showing an exemplary embodiment of the circuit for generating global addition signals in accordance with the principles of the present invention;

Figure 6 is a block diagram showing input and output signals of an exemplary embodiment of the global queue position logic in accordance with the principles of the present invention; and

Figure 7 is a block diagram showing input and output signals of an exemplary embodiment of the entry queue position logic in accordance with the principles of the present invention.

### **Detailed Description**

For simplicity and illustrative purposes, the principles of the present invention are described by referring mainly to an exemplar embodiment thereof. However, one of ordinary skill in the art would readily recognize that the same principles are equally applicable to, and can be implemented in, a multiprocessor shared memory system having a different implementation or architecture, and that any such variation would be within

such modifications that do not depart from the true spirit and scope of the present invention.

For example, while much of the following description of the present invention makes references to multiprocessor systems, it should be appreciated that the concept of distributing tasks between processors in multiprocessor systems may also be applied to distributed computer systems which distribute tasks between different computers in a networked environment (e.g., a LAN or WAN). Further, many of the functions and problems associated with multiprocessor and distributed computer systems are quite similar and equally applicable to both types of systems. Consequently, the term "networked computer system" will be used hereinafter to describe both systems in which the nodes are implemented as individual microprocessors or groups of processors (multiprocessor systems) or as individual computers which may separately utilize one or more processors (distributed computer systems).

In accordance with the principles of the present invention, a distributed shared memory system having a memory access request transaction queue having a plurality of queue slots prevents occurrences of deadlocks. The distributed shared memory system is implemented in a networked multiprocessor computing system, and includes, in each coherency controller of each of the memories in the system, a mechanism to reserve at least one slot of the memory access request transaction queue for exclusive processing of processor return (PR) transactions to provide an uninterrupted processing of PR transactions. The number of blocking (BL) transaction is limited to a number less than available slots.

The inventive distributed shared memory system also includes a distributed memory return transaction queue that allows each of entries in the memory access request transaction queue to add a plurality of memory return transactions per clock cycle.

In accordance with the principles of the present invention, the coherency system for the networked multiprocessor system divides the packet transactions traffic into, *inter alia*, three general flow control classes as shown in table 1:

Table 1 Flow control class dependencies

Class	Can Generate
Blocking (BL)	Memory Return (MR)
Memory Return (MR)	Processor Return (PR)
Processor Return (PR)	Memory Return (MR)

A BL transaction is a transaction involving a memory access request to the shared memory 104, e.g., a memory read transaction, and where a PR transaction is a transaction involving a response from a processor 105 in response to a coherency check request from a shared memory 104 and/or a write back of a copy of a cache line in its cache back to the memory. As shown in the table, the flow control classes have dependency relationships, in which a BL transaction can generate another MR transaction, which may in turn generate a PR transaction, which can also generate yet another MR transaction. This can be shown pictorially as BL -> MR -> PR (-> MR), where "->" is read "can generate".

In accordance with the principles of the present intention, a deadlock is prevented by ensuring that the PR flow control class never be blocked. Since accesses to the shared memory by the coherency controller are dependent only upon availability of sufficient memory bandwidth, write-back transactions can be processed as long as there are available slots in the memory access transaction queue, i.e., the PR/BL queue **201** (shown in Fig. 3). The PR/BL queue **201** is a fixed length buffer that has n number of slots. In a preferred embodiment of the present invention, the PR/BL queue **201** comprises 28 slots, and thus may process only 28 transactions of either BL or PR flow control class at any given time.

When the PR/BL queue **201** is filled up, no other transactions can be received, and thus the PR/BL queue **201** must be stalled. In accordance with the principles of the present invention, to ensure that PR write-back transactions can be processed, at least one of the PR/BL queue slot must be reserved for exclusive processing of the PR flow control class transactions.

In particular, Fig. 3 shows an embodiment of the inventive memory access transaction queue system 300, which comprises a shared memory 104 that includes a coherency controller 301, MR queue 202, multiplexer 302 and a coherency controller 301. The multiplexer 302 receives a BL transaction input 307 and a PR transaction input 308, and selects one of the two inputs based on a control signal received from the coherency controller 301. BL transactions 307 and PR transactions 308 may be inputted to the multiplexer 302 through respective input buffers, e.g., similar to the BL queue 204 and the PR queue 203 shown in Fig. 2, respectively. The coherency controller 301 includes a PR/BL queue 201 that receives the transactions output from the multiplexer 302 and four registers 303, 304, 305 and 306, in which are stored the "Entry\_Count", "BL\_Count", "Entry Threshold" and "BL\_Threshold", respectively.

The "Entry\_Count" register 303 holds a number indicative of the number of entries of all types that are currently in the PR/BL queue 201. The "BL\_Count" register 304 hold a number indicative of the number of entries containing BL transactions currently in the PR/BL queue 201. The "Entry\_Threshold" register 305 and the "BL\_Threshold" register 306 hold the maximum number of entries allowed to be processed and the maximum number of entries containing BL transaction allowed to be processed in the PR/BL queue 201, respectively, both thresholds of which are configurable by a user of the networked multiprocessor system and/or by system software.

The Entry\_Threshold is selected to be less than the number of slots available in the PR/BL queue **201**, e.g., 28 in the preferred embodiment of the present invention. The BL Threshold in turn is selected to be less than the Entry Threshold.

The coherency controller **301** asserts an appropriate signal(s) to the multiplexer **302** to pass a PR transaction to the PR/BL queue **201** as long as the Entry\_Count is less than the Entry\_Threshold, and to pass a BL transaction if the BL\_Count is less than the BL\_Threshold *and* the Entry\_count is less than the Entry\_threshold. Thus, at least one PR/BL queue slot may be reserved for PR transactions at any given time.

In particular, Fig. 4 shows a flow diagram describing the operations of the coherency controller 301. In step 401, one or more new transaction of either PR or BL flow control class is received at the input(s) of the multiplexer 302. In step 402, the coherency controller 301 examines the current Entry\_Count, and compares the same with the Entry\_Threshold to determine if the Entry\_Count is less than the Entry\_Threshold.

If the Entry\_Count is not less than the Entry\_Threshold, e.g., if they are equal, then the PR/BL queue 201 is made to stall, i.e., no more new transactions are accepted by the queue, in step 406, until one or more entries are processed and retires from the PR/BL queue 201, and new slots are freed up, i.e., the Entry\_Count becomes less than the Entry Threshold as shown.

If , on the other hand, the current Entry\_Count is less than the Entry\_Threshold, and if at least one of the one or more new transactions received is a PR transaction, the coherency controller 301 sends, in step 403, a signal to the multiplexer 302 to allow the PR transaction to pass through to the PR/BL queue 201, and the PR transaction is accepted.

In step 404, if at least one of the one or more new transactions received is a BL transaction, the coherency controller 301 examines the current BL Count, and compares

the same with the BL\_Threshold to determine if the BL\_Count is less than the BL Threshold.

If the BL\_Count is not less than the BL\_Threshold, e.g., if they are equal, then the PR/BL queue 201 is made to block any new BL transactions are accepted by the queue, in step 407, until one or more BL transactions are processed and retires from the PR/BL queue 201 so that the BL\_Count once again becomes less than the BL\_Threshold as shown.

If , on the other hand, the current BL\_Count is less than the BL\_Threshold, the coherency controller 301 sends, in step 405, a signal to the multiplexer 302 to allow the BL transaction to pass through to the PR/BL queue 201, and the BL transaction is accepted. The entire process is repeated when a new transaction is received at the multiplexer 302.

As can be appreciated, the inventive memory access request transaction queue and the coherency controller in the foregoing description provides a distributed shared memory system, in which occurrences of deadlocks are prevented without the need for a large MR queue or a design of a special dedicated entries for write back transactions.

In addition to write-back transactions, the PR/BL queue may contain responses to recalls issued as a result of BL transactions in the queue. Processing of a recall response for an entry may cause that entry to generate a MR data return. Therefore, a MR data return may need to be queued up for as many as the BL\_Threshold. Moreover, MR data returns may also result from, *inter alia*, directory tags and data returning from the memory, BL transaction linked list advances, and timeouts. All of these MR data returns may occur during the same clock cycle. Thus, up to four additions could be made to the MR queue in each clock cycle. The MR queue may advance in any clock cycle, removing the oldest entry from the queue, i.e., first-in-first-out (FIFO).

In accordance with the principles of the present invention, the above described MR queuing needs are met by a distributed queue mechanism, in which up to four (4) additions and zero (0) or one (1) deletions are allowed to be made during a clock cycle. The state components of an embodiment of the distributed queue mechanism are two pointers, global\_queue\_pos and entry\_queue\_pos, both of which are implemented as seven (7) bit counters in the preferred embodiment of the present invention.

One of the two counters is referred to herein as the "entry\_queue\_pos counter", and is provided for each of the entries that may cause a MR data return. Each of the entry\_queue\_pos counters outputs a count value, entry\_queue\_pos, the two's complement

HP 10002825-2

of which represents the position of the associated entry on the distributed queue. A value of zero of the entry\_queue\_pos indicates that the entry is the oldest entry in the distributed queue, or is located at the front of the distributed queue. A negative value of the entry\_queue\_pos indicates the entry is not in the distributed queue. A positive value of the entry\_queue\_pos indicate that the entry is in the distributed queue at a location other than the front of the queue, a larger the positive count value indicates that the entry is positioned further back in the distributed queue.

The other of the two counters is referred to herein as the "global\_queue\_pos counter", and outputs a count value, global\_queue\_pos, which represents the position of the highest numbered, i.e., the newest, entry in the distributed queue. A negative value of global\_queue\_pos indicates no entries are in the distributed queue. A value of 0 indicates one entry on the distributed queue. Whenever a new value is updated, i.e., counted up or down, the updated value of the global\_que\_pos is broadcast to all entries.

In this exemplary embodiment, each entry drives four add lines, add[3:0], corresponding to the four types of events that may cause simultaneous adds as previously described. These add lines have a fixed priority order associated thereto, with add[3] being the highest priority and add [0] being the lowest.

As shown in Fig. 5, each of the add lines add[3] 502 from all entries, entry 1 to entry n 501, are logically ORed together with an OR gate 506 to produce the Global\_Add [3] 510, each of the add lines add[2] 503 from all entries are ORed together with an OR gate 507 to produce the Global\_Add [2] 511, each of the add lines add[1] 504 from all entries are ORed together with an OR gate 508 to produce the Global\_Add [1] 512, each of the add lines add[0] 505 from all entries are ORed together with an OR gate 509 to produce the Global\_Add [0] 513. In an embodiment of the present invention, a queue advance signal is provided to indicate that the distributed queue is advancing,

In an embodiment of the present invention, a global queue position logic as shown in Fig. 6 is provided to recalculate the value of the global\_queue\_pos during each clock cycle. In particular, as shown in Fig. 6, the global queue position logic 601 receives the Global\_Add [3:0] 510-513, the queue advance signal 602 and the seven bit current value of the global\_queue\_pos 603 from the global\_queue\_pos counter. The global queue position logic adds the number of additions as reflected in the received Global\_Add [3:0] 510-513 to determine the number of newly added MR transactions. If the queue advance signal is active, i.e., if the distributed queue is advancing, the global queue position logic subtracts 1 from the number of newly added MR transactions. If the queue advance

HP 10002825-2 9

signal is inactive, no subtraction from the number of newly added MR transactions is made.

The resulting number of newly added MR transactions, i.e., after taking the queue advance signal into account, is then added to the current global\_queue\_pos 603 to arrive at the new global\_queue\_pos value 604, which is stored in the global\_queue\_pos counter, and is also broadcasted to each of the entries.

Additionally, during each clock cycle, location of each of the entries in the distributed queue is recalculated in its associated entry queue position logic, and exemplary implementation of which is shown in Fig. 7. An entry queue position logic 701 is provided for each of the entries. For each entry, during each clock cycle, the associated entry queue position logic 701 receives the Global\_Add [3:1] 510-512, the queue advance signal 602, the seven bit current value of the entry\_queue\_pos 702 from the global\_queue\_pos counter, the current global\_queue\_pos value 603 and the four add lines associated with the entry, Add [3:0] 703, i.e., addition lines 502-505 shown in Fig. 5, and outputs a seven bit new entry\_queue\_pos value 704 to be stored in the entry\_queue\_pos counter.

The calculation of the new entry\_queue\_pos 704 depends on whether or not the entry is already on the distributed queue. If, based on the current entry\_queue\_pos value 702, the entry is already on the queue, the entry queue position logic decrements the entry's queue position by 1 if the queue advance signal 602 is active, i.e., the distributed queue is advancing, and maintains the current position of the entry if the queue advance signal 602 is inactive.

If, on the other hand, the entry is not already in the distributed queue, the current negative entry\_queue\_pos value is maintained if no additions are being made during the current clock cycle. If the entry is not already in the distributed queue, but the entry is adding new MR transactions, the entry queue position logic 701 calculates the new entry\_queue\_pos value 704 as follows:

The entry queue position logic **701** adds the value of all Global\_Add[3:1] **510-512** with a higher priority than the Add[3:0] **703** to arrive at an add value. If the queue advance signal **602** is active, the entry queue position logic **701** subtracts 1 from the add value. If the resulting add value is - 1, then the global\_que\_pos **604** is the next entry\_que\_pos **704**. If the resulting add value is 0 or greater, then the next entry\_que\_pos **704** is chosen to be the global\_que\_pos **604** plus (the add value +1), i.e., {(global\_que\_pos) + (add value +1)}.

HP 10002825-2 10

foregoing
ng a clock
odiments
described
pe of the
tion only
e present
rmed in a
ecognize
ention as
r